

REMARKS

The specification has been amended to correct errors of a typographical and grammatical nature. Due to the number of corrections thereto, applicants submit herewith a Substitute Specification, along with a marked-up copy of the original specification for the Examiner's convenience. The substitute specification includes the changes as shown in the marked-up copy and includes no new matter. Therefore, entry of the Substitute Specification is respectfully requested.

The claims and abstract have also been amended to more clearly describe the features of the present invention.


Also submitted herewith is a proposed amendment to the drawings, wherein Figs. 1,2, 5, 6, 8, 10, 13, 16, 22 and 23 have been amended at this time. Upon receipt of the approval of the amendment to the drawings and receipt of a Notice of Allowance, the proposed drawing corrections will be effected in accordance with present practice.

Entry of the preliminary amendments and examination of the application is respectfully requested.

To the extent necessary, applicant's petition for an extension of time under 37 CFR 1.136. Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 01-2135 (503.40291X00) and please credit any excess fees to such deposit account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP



Alan E. Schiavelli  
Registration No. 32,087

DRA/AES/jla  
(703) 312-6600

REWRITTEN MARKED UP COPY

16. (Amended) A image display apparatus according to either one of claims 12 to ~~15~~ 14, wherein said display unit, said DA converter and the gate line shift register are arranged on the same substrate, the shape of said display unit is rectangular, and the first DA converter and the second DA converter of said DA converters are arranged in the top and bottom of said display unit.

18. (Amended) A image display apparatus according to ~~either one of claims~~ claim 15 to ~~17~~, wherein said mode switch instruction has a first mode for carrying out the conversion processing by said first DA converter and a second mode for carrying out the conversion processing by said second DA converter, and wherein said memory with small capacity corresponds to said first DA converter, and the memory with large capacity corresponds to said second DA converter.

19. (Amended) A image display apparatus according to either one of claims 13 to ~~18~~ and 14, wherein said display unit changes the number of the independent display pixels of said display unit according to the instruction from said control, and displays according to said analog image signal.

20. (Amended) A image display apparatus according to ~~either~~ any one of claims 12 to ~~19~~ 14, wherein said first DA converter outputs an analog image signal with binary gradation.

21. (Amended) A image display apparatus according to ~~either~~ any one of claims 12 to ~~20~~ 14, further comprising an illumination means for supplying light to said display unit, wherein the illumination means supplies light to said display unit in said second mode.

IN THE ABSTRACT:

ABSTRACT

★ An image display apparatus having a display unit composed of a plurality of pixels and a control unit for controlling the display unit. ~~the~~ The image display apparatus further includes a DA converter for converting ~~the~~ digital display data into an analog image signal, wherein the DA converter is composed of a first DA converter and a second DA converter, the ~~Power~~ power consumption when the first DA converter is operated being smaller than that when the second DA converter is operated, ~~wherein the DA converter operates either.~~ Either of the first DA converter ~~and~~ or the second DA converter are operated according to ~~the~~ an instruction from the control unit, and ~~outputs~~ the converted analog image signal is outputted to the display unit, ~~and wherein the.~~ The display unit changes the number of the independent display pixels of said display unit according to the instruction from the control; unit and displays an image according to the analog image signal.

*Delete P. numbers*

503.40291X00  
WIS

## IMAGE DISPLAY APPARATUS

### BACKGROUND OF THE INVENTION

【0001】

5        The present invention relates to a liquid crystal image display apparatus which can display <sup>an</sup> ~~the~~ image <sup>with a</sup> ~~at~~ low power consumption.

【0002】

Hereafter, <sup>an example of a display apparatus will be</sup> ~~the prior art is~~ explained with reference to FIG. 23<sup>a</sup>, which

【0003】

10        <sup>a</sup> ~~the~~ (Fig. 23) shows the configuration of <sup>a</sup> conventional TFT liquid crystal display apparatus. <sup>A typical</sup> ~~the~~ display pixel 200 <sup>a</sup> ~~which~~ has liquid crystal capacity 201 and <sup>a</sup> pixel switch 202 <sup>and the pixels are in form of a</sup> ~~is~~ arranged <sup>each</sup> ~~(like)~~ the matrix. The gate of pixel switch 202 is connected to gate line shift register 204 through <sup>a</sup> gate line 203. Moreover, <sup>in each pixel,</sup> <sup>one of</sup> one end of pixel switch 202 is connected to <sup>a</sup> the DA converters 206A, 206B through <sup>A</sup> signal line 205. <sup>The</sup> ~~The~~ line memory 207A, 207B is connected to <sup>a</sup> ~~the~~ DA converter 206A, 206B, and the display data <sup>on</sup> input line 209A, 209B <sup>is applied under control of 208</sup> ~~and the shift register 208A, B~~ <sup>are</sup> ~~are~~ input to the line memory 207A, 207B. Each of the above-mentioned circuit parts is formed on the same

15        substrate by using polysilicon TFT.

20        <sup>In this arrangement, a separate</sup> ~~Although the~~ pixel drive circuit composed of <sup>a</sup> DA converter 206, <sup>a</sup> line memory 207 and <sup>a</sup> shift register 208, as shown in the figure, has been

provided <sup>above</sup> ~~in the top~~ and <sup>below</sup> ~~bottom of~~ the pixel <sup>area;</sup> ~~part,~~ for instance, <sup>a</sup> signal line 205 of <sup>an</sup> ~~the~~ odd number row is connected to an upper driving circuit and

25        signal line 205 of <sup>an</sup> ~~the~~ even number row is connected to a lower driving

circuit.

【0004】

Next, the operation of the <sup>of Fig 23 will be</sup>conventional apparatus <sup>is in series</sup>is explained.

The digital display data <sup>is in series</sup>input through the display data input lines <sup>to the shift registers 208A, 208B and</sup>209A, 209B <sup>memories</sup>is written in the line <sup>memory</sup>207A, 207B one by one by the shift registers 208A, 208B. Next, the display data stored in the line memories 207A, 207B is input to the DA converters 206A, 206B in parallel. The DA converters 206A, 206B output this data on signal lines 205 as a voltage of an analog image signal. At this time, when pixel <sup>203</sup>switch 202 of a fixed display pixel line <sup>203</sup>selected by gate line shift register 204 turns on, the voltage of an analog image signal is written in the capacity 201 of the liquid crystal of the selected display pixels. This TFT liquid crystal panel displays the image based on the input display data according to the operation described above. Signal line 205 of the odd number row is connected to an upper driving circuit, and signal line 205 of the even number row is connected to a lower driving circuit, as described above. Therefore, the upper and lower driving circuits are synchronously driven, and the display of one screen is allotted to the upper and lower driving circuits.

Here, because the upper and lower circuits <sup>operate</sup>plays the role <sup>drive</sup>to drive <sup>a</sup>the pixel under the same condition, both <sup>have</sup>basically the same circuit structure.

【0005】

<sup>An example of display apparatus</sup>  
For instance, this <sup>display apparatus</sup>prior art is described in detail in ISSCC (International Solid-State Circuits Conference) 2000, Digest of technical

papers, pp.188-189.

[0006]

The demand <sup>for</sup> [of the] installation of a high-definition image display panel which uses <sup>a</sup> [the the] number of pixels <sup>exceeding</sup> [more than] that of QCIF (Quarter common intermediate format 144 × 176 pixels) and CIF (288 × 352 pixels) for <sup>a</sup> [the] portable information device along with the practical use of IMT-2000 (International Mobile Telecommunications 2000) <sup>is increasing</sup> <sup>also for reducing the weight</sup> <sup>a</sup> [increases]. There is a demand [of lightening] of <sup>reducing the weight of</sup> [the] portable information device by <sup>producing an</sup> [lightening] the secondary cell in one side. The demand <sup>heavy</sup> [of] <sup>a</sup> [making] image display unit a low power consumption also has strengthened day by day at the same time.

On the other hand, <sup>has been very</sup> it <sup>a</sup> [was essentially] difficult to realize <sup>of</sup> [making] <sup>a</sup> [the] display image <sup>conventional techniques</sup> high definition and <sup>a</sup> [making it] low power consumption at the same time by using the above-mentioned <sup>a</sup> [prior art]. The reason is that the operation frequency of the liquid crystal panel increases and power consumption increases inevitably if <sup>a</sup> [the] high definition <sup>a</sup> [of] display image is <sup>produced</sup> <sup>an increase in</sup> [performed] by <sup>a</sup> [the improvement of] the number of pixels.

[0007]

## 20 SUMMARY OF THE INVENTION

An object of the present invention is to provide <sup>an</sup> <sup>having a</sup> [a] image display apparatus <sup>a</sup> [with the] low power consumption.

Another object of the present invention is to provide <sup>an</sup> <sup>both a</sup> <sup>generation</sup> [a] image display apparatus in which <sup>are possible</sup> <sup>a</sup> [the] low power consumption and <sup>a</sup> a high-definition image <sup>a</sup> [consist with each other].

[0009]

According to one aspect of the present invention, <sup>an</sup> [a] image display apparatus <sup>is provided which</sup> has the following configuration. That is, the image display apparatus has a display unit composed of a plurality of pixels and a control unit for controlling the display unit. It further includes a DA converter for converting [the] digital display data into an analog image signal, wherein said DA converter is composed of a first DA converter and a second DA converter, the power consumption when said first DA converter is operated being smaller than that when said second DA converter is operated. <sup>In accordance with the invention,</sup> wherein said DA converter <sup>are operated</sup> operates either of said first DA converter and said second DA converter according to [the] <sup>an</sup> instruction from said control unit, and [outputs] the converted analog image signal <sup>is outputted to</sup> said display unit, [and] wherein said display unit changes the number of the independent display pixels of said display unit, according to the instruction from said control <sup>unit</sup>, and <sup>generates a display</sup> [displays] according to said analog image signal.

[0010]

According to another aspect of the present invention, <sup>an</sup> [a] image display apparatus <sup>is provided which</sup> has the following configuration. That is, the image display apparatus has a display unit composed of plural pixels and a control unit for controlling the display unit. The image display apparatus further includes a DA converter for converting digital display data into an analog image signal, wherein said DA converter includes a first DA converter and a second DA converter, and wherein said first DA converter and said second DA converter each convert the <sup>digital display data</sup> [input signal]

into an analog image signal with <sup>a</sup>different number of bits respectively.

【0011】

According to a further aspect of the present invention, <sup>an</sup>image display apparatus <sup>is provided which</sup> has the following configuration. That is, the image display apparatus has a display unit composed of plural pixels and a control unit for controlling the display unit. The image display apparatus further includes a DA converter for converting digital display data into an analog image signal, wherein said DA converter includes a first DA converter and a second DA converter, and wherein said first DA converter and said second DA converter each convert the <sup>digital display data</sup> ~~(input signal)~~ <sup>a</sup> into an analog image signal with <sup>a</sup>different frame frequency, respectively.

#### BRIEF DESCRIPTION OF THE DRAWINGS

<sup>is a schematic diagram which</sup>  
FIG. 1 shows the configuration of the liquid crystal display

apparatus according to a first embodiment of the present invention.

<sup>is a schematic diagram which</sup>  
FIG. 2 shows the circuit structure of the frame memory in the first embodiment.

<sup>is a schematic diagram which</sup>  
FIG. 3 shows the buffer in the first embodiment or the

configuration of the latch circuit.

<sup>is a schematic diagram which</sup>  
FIG. 4 shows the circuit structure of the SRAM memory cell in the first embodiment.

<sup>(a) and 5(b) are</sup> <sup>charts of reading and writing operations</sup>  
FIG. 5 shows the memory cell operation timing ~~(chart)~~ in the first embodiment.

<sup>is a schematic diagram which</sup> <sup>a</sup>  
FIG. 6 shows the circuit structure of a DA converter base unit in

the first embodiment.



*is a schematic diagram which*  
 FIG. 7<sub>A</sub> shows the circuit structure <sup>of</sup> [from] the analog signal line in the first embodiment to the display pixel matrix.

*is a schematic diagram which*  
 FIG. 8<sub>A</sub> shows the circuit structure of the gate line shift register in the first embodiment.

*is a diagram which*  
 5 FIG. 9<sub>A</sub> shows the outline of the layout of the display pixel in the first embodiment.

*is a schematic diagram which*  
 FIG. 10<sub>A</sub> shows the circuit structure of the line memory in the first embodiment.

*is a schematic diagram which*  
 FIG. 11<sub>A</sub> shows the circuit structure of a base unit of the highly accurate DA converter in the first embodiment.

*is an*  
 FIG. 12<sub>A</sub> [shows the] operation timing chart of the highly accurate DA converter in the first embodiment.

*is a schematic diagram which*  
 FIG. 13<sub>A</sub> shows the circuit structure of the frame memory used for "Low power consumption display mode" in a second embodiment.

*is a schematic diagram which*  
 15 FIG. 14<sub>A</sub> shows the circuit structure of the SRAM memory cell in the second embodiment.

*reads (5(b) are* *charts for reading and writing operations*  
 FIG. 15<sub>A</sub> <sup>reads (5(b) are</sup> [shows the] memory cell operation timing <sup>charts for reading and writing operations</sup> [chart]<sub>A</sub> in the second embodiment.

*is a diagram which*  
 FIG. 16<sub>A</sub> shows the outline of the layout of the display pixel in a third embodiment.

*is a cross-sectional view of a* *as seen on line*  
 Fig. 17<sub>A</sub> [shows the section between the] display pixel <sup>as seen on line</sup> A-A' in [the] <sup>Fig. 16</sup> (third embodiment).

*is a schematic diagram which* *a*  
 FIG. 18<sub>A</sub> shows the circuit structure of <sup>a</sup> DA converter base unit in a fourth embodiment.

*is a schematic diagram which* *a*  
 25 FIG. 19<sub>A</sub> shows the configuration of <sup>a</sup> [the] liquid crystal display

apparatus according to a fifth embodiment.

*is a schematic diagram which*  
Fig. 20<sub>A</sub> shows the configuration of <sup>a</sup>(the) liquid crystal display

apparatus according to a sixth embodiment.

*is a schematic diagram which*  
Fig. 21<sub>A</sub> shows the configuration of <sup>a</sup>(the) liquid crystal display

5 apparatus according to a seventh embodiment.

*is a block diagram which*  
Fig. 22<sub>A</sub> shows the configuration of the image display terminal

according to an eighth embodiment.

*is a schematic diagram which*  
Fig. 23<sub>A</sub> shows the configuration of <sup>a</sup>(the) conventional liquid crystal

display apparatus

10 *a circuit diagram which*  
Fig. 24<sub>A</sub> shows the pixel configuration of <sup>an</sup> image display unit  
according to a ninth embodiment.

【0012】

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 *will be in conjunction with*  
The present invention <sup>will be</sup> ~~is~~ explained <sup>in conjunction with</sup> ~~by~~ using the following embodiments.

(First Embodiment)

A first embodiment of the present invention <sup>will be</sup> ~~is~~ explained with  
reference to FIG.1-Fig.12.

【0013】

20 *overall*  
The <sup>overall</sup> ~~whole~~ configuration of this embodiment <sup>will be considered</sup> ~~is explained~~ first.

【0014】

FIG.1 shows the configuration of the polysilicon TFT liquid  
crystal display apparatus according to this embodiment.

【0015】

25 *a plurality of*  
Display unit 50 is composed of <sup>a plurality of</sup> display pixels 10 arranged <sup>in</sup> ~~like~~ the form of a

matrix. <sup>Each</sup> This display pixel 10 has <sup>a</sup> the liquid crystal capacity 1 and <sup>a</sup> pixel switch 2. The gate of <sup>the</sup> pixel switch 2 is connected to gate line shift register 4 through <sup>a</sup> gate line 3. One end of <sup>the</sup> pixel switch 2 is connected to <sup>a</sup> low power consumption DA converter 6 and <sup>a</sup> highly accurate DA converter 11 through <sup>a</sup> signal line 5. Frame memory 7, composed of <sup>a</sup> SRAM, is connected to the input of low power consumption DA converter 6. The frame memory 7 is also connected to timing controller (TCON) 14. Because TCON 14 controls the display unit, it is also called a panel controller. The output of <sup>a</sup> line memory 12 is connected to the input of highly accurate DA converter 11. The input of line memory 12 is connected to TCON 14. TCON 14 is connected to one end of <sup>a</sup> bus 18 and <sup>to a</sup> frame memory 13 <sup>, which is</sup> composed of <sup>a</sup> DRAM. Mainly, main processing unit (MPU) 15, I/O circuit (I/O) 16, etc. are connected to the bus 18. The I/O 16 controls back light unit 17. TCON 14, MPU 15, and I/O 16 form <sup>a</sup> control unit 20. Bus 18 may be included in this control unit 20. The components, namely, display pixel 10, gate line shift register 4, low power consumption DA converter 6, frame memory 7, highly accurate DA converter 11, and line memory 12, etc. are formed on a single glass substrate 19 by using polysilicon TFT. A control timing signal from TCON 14 is supplied to those components. On the other hand, TCON 14, frame memory 7, MPU 15, and I/O 16, etc. are composed of <sup>a</sup> single crystal Si-LSI chip. General structures necessary for constructing <sup>a</sup> color TFT panel, namely, a common electrode of the liquid crystal, a color filter, and a back light configuration etc. are omitted from the drawing for <sup>(the)</sup> simplification.

【0016】

Next, the <sup>overall</sup> ~~entire~~ operation of this embodiment will be explained.  
Detailed operation of each part will be described later <sup>individually as part of</sup> ~~one by one in~~ the explanation of an individual component.

5 【0017】

MPU 15 transmits the digital image display data to frame memory 7 and frame memory 13 through TCON 14. In addition, MPU 15 controls the pixel drive circuit of <sup>the</sup> display unit through TCON 14. This embodiment has two display modes <sup>, including</sup> ~~of~~ a low power consumption display mode and a high-definition display mode. When selecting <sup>the</sup> "Low power consumption display mode", MPU 15 and TCON 14 write data in the panel ~~and~~ and read the image display data from frame memory 7 to MPU 15 by entirely using frame memory 7. <sup>and is</sup> The image display data written in frame memory 7 is read one by one ~~and~~ input to low power consumption DA converter 6. The converted signal or analog image signal is written in the capacity 1 of the liquid crystal of <sup>each</sup> pixel selected by <sup>the</sup> gate line shift register 4. The highly accurate DA converter 11, line memory 12, DRAM or frame memory 13, etc. are not driven <sup>in</sup> ~~basically at~~ this "Low power consumption display mode". Therefore, it is clear that those <sup>units of the</sup> equipment do not consume ~~the~~ electric power. At this time, the driven circuits <sup>by</sup> ~~is~~ <sup>include</sup> frame memory 7 and low power consumption DA converter 6, etc. <sup>which</sup> a parallel output and the DA conversion can be performed <sup>for</sup> each pixel line. Accordingly, the liquid crystal display panel can be driven at <sup>a</sup> low power consumption by suppressing the drive frequency to a low level.

25 【0018】

Next, when <sup>the</sup> "high-definition display mode" is selected, MPU 15 writes data in the panel <sup>]</sup> and reads the image display data from frame memory 13 to MPU 15 by entirely using frame memory 13. The image display data written in frame memory 13 is read one by one <sup>]</sup> and <sup>is</sup> input to highly accurate DA converter 11 through TCON 14 and line memory 12. The converted voltage of an analog image signal is written in the capacity 1 of the liquid crystal of pixels <sup>the</sup> selected by <sup>A</sup> gate line shift register 4. Although <sup>the</sup> low power consumption DA converter 6 is not <sup>during</sup> [basically] driven <sup>the</sup> [at] this "high-definition display mode", the image display data when <sup>the</sup> "Low power consumption display mode" is displayed can be saved in frame memory 7. As for frame memory 7, it is not so suitable to design the panel image frame <sup>to have</sup> [in] a large capacity for the sake of area saving. However, because frame memory 13 is a DRAM-LSI, it is possible to make it <sup>have</sup> to a large capacity comparatively easily. Therefore, the amount of the pixel data (digital image display data 2) in a high-definition display mode becomes remarkably more than the amount of the pixel data (digital image display data 1) in the low power consumption display mode, <sup>will be</sup> as described later.

【0019】

Here, MPU 15 controls back light unit 17 through bus 18 and I/O 16. As a rule, a reflection-type liquid crystal display is selected without driving the back light unit <sup>during</sup> [at] the low power consumption display mode. As a result, <sup>the</sup> power consumption is decreased. However, a more high-quality, transmission-type liquid crystal image is displayed by driving the back light unit and illuminating the display pixel array from

the back thereof <sup>during the</sup> at a high-definition display mode. Namely, a low power consumption display mode which uses low power consumption DA converter 6 and a high-definition display mode which uses highly accurate DA converter 11 are used properly in this embodiment. It becomes possible to realize both <sup>the provision</sup> of <sup>a</sup> making the portable information device <sup>having</sup> a super-low power consumption when standing by and <sup>which is capable of</sup> displaying an image including <sup>a moving</sup> the motion image with a high-definition at the same time, by the proper use <sup>of the arrangement</sup> described above.

【0020】

10 These modes can be switched by inputting <sup>a</sup> switch instruction 40 to MPU 15 <sup>in the</sup> of control unit 20, for <sup>example</sup> instance. This switching operation is <sup>initiated</sup> done by the switch instruction given by the instruction of the user.

【0021】

15 The component and the operation of each part of this embodiment <sup>will be</sup> are sequentially explained next.

【0022】

Hereafter, the configuration and operation of frame memory 7 <sup>are</sup> ~~will be~~ explained with reference to Figs. 2 to 5.

【0023】

20 FIG. 2 shows the circuit structure of frame memory 7. The word lines <sup>are in a line direction to a plurality of that are in form of a</sup> 22 ~~is~~ connected to SRAM memory cells 21, arranged <sup>a</sup> like the matrix in a line direction. One end of word line 22 is connected to <sup>a</sup> word line shift register 24 or Y decoder 23 through word line selection switch 25. Moreover, <sup>each</sup> memory cell 21 is connected to <sup>a</sup> data line 26 and <sup>an</sup> inverse data line 27 in a column direction. Data line reset switch 38 and inverse data

25

line reset switch 39 are provided in data line 26 and inverse data line 27, respectively. In addition, data line short-circuit switch 29 is provided between them. Inverse data line buffer 28, which operates <sup>in response to</sup> the writing signal (W in Figure), is provided in one end of inverse data line 27, and data line 26 is connected to its input. Data input switch 30 is provided in one end of data line 26, and the other end <sup>of</sup> data input switch 30 is connected to data input line 32. Data input switch 30 is selected by X decoder 31. Data input buffer 33, which operates <sup>in response to</sup> the writing signal (W in Figure), and data output buffer 34, which operates <sup>in response to</sup> the reading signal (R in Figure), are connected to both ends of data input line 32. On the other hand, <sup>a</sup> one bit memory composed of <sup>a</sup> data line latch 35, which operates <sup>in response to</sup> the latch signal (L1 in Figure), inverter 36, and <sup>a</sup> data line latch 37, which operates <sup>in response to</sup> the inverse latch signal (L1 bar in Figure), are arranged on the other the other end of inverse data line 27.

15   【0024】

FIG.3 shows the buffer <sup>of</sup> (shown in) FIG.2, that is, the circuit structure of latch circuit 41. The buffer, that is, latch circuit 41, is composed of <sup>a</sup> (the) CMOS clock and <sup>an</sup> (the) inverter. P-channel polysilicon TFT 42, 43, and n-channel polysilicon TFT 44, 45 are driven by complementary signal pulse  $\phi$ . Therefore, three kinds of state-output <sup>of</sup> (of), <sup>including</sup> Vdd, Vss which are the output of the inverter, or <sup>an</sup> (the) output-open ~~are~~ are given by selecting the signal pulse.

【0025】

FIG.4 shows the circuit structure of SRAM memory cell 21. The main body of the memory cell is a flip-flop composed of p-channel

25

polysilicon TFT 51, 52, and n-channel polysilicon TFT 53 and 54. This circuit is connected to data line 26 and inverse data line 27 through word line switch 55 and inverse word line switch 56 <sup>that are</sup> controlled by <sup>a</sup> word line 22. The electric power from high voltage power wire 57 is supplied to the high voltage side of the flip-flop circuit, and the electric power from low voltage power wire 58 is supplied to the low voltage side.

[0026]

Next, the operation of frame memory 7 <sup>will be</sup> explained with reference to [FIG. 5.] Fig. 5 (a) and <sup>5, which</sup> (b) are the timing charts showing the writing <sup>of data</sup> [operation] of data to the memory cell and the reading [operation] from the memory cell, respectively. Here, the upper <sup>signal level in</sup> part of the Figure <sup>represents</sup> shows the high voltage output, that is, <sup>the</sup> on-state, and the lower <sup>signal level in</sup> part of the Figure <sup>represents</sup> shows the low voltage output, that is, <sup>the</sup> off-state.

[0027]

First of all, in the reading operation, data line reset switch 38 and inverse data line reset switch 39 precharges data line 26 and inverse data line 27 <sup>the</sup> at <sup>the</sup> low voltage level and high voltage level, respectively. Then, data line 26 and inverse data line 27 are reset to the middle value between the low voltage level and the high voltage level as shown in <sup>Fig. 5(a)</sup> Figure. Next, when word line 22 selected by word line shift register 24 is turned on, the data stored in selected memory cell 21 is read to data line 26 and inverse data line 27 as signal voltages which conflict <sup>with</sup> to each other. Then, the data stored in memory cell 21 can be read <sup>a</sup> to one bit memory composed of data line latch 35, inverter 36, and data line latch 37 by turning on or turning off data line latch 35 and data line latch



036.

Next, the case where the content of the memory cell is read to bus 18 through TCON 14 will be explained. At this time, it is similar to the case where data is read to <sup>a</sup>one bit memory, excluding that word line 22 selected by Y decoder 23 is turned on, and that the data of the address selected by X decoder 31, among the data read to data line 26, is output through data input switch 30, data input line 32, and data output buffer 34.

【0028】

10        Next, in the writing operation, data line reset switch 38 and inverse data line reset switch 39 precharges data line 26 and inverse data line 27 at the low voltage level and the high voltage level, respectively. In the subsequent reset, data line short-circuit switch 29 ~~(makes)~~ <sup>affects</sup> a short-circuit of data line 26 and inverse data line 27, and both <sup>are</sup> ~~(is)~~ reset to the middle value between <sup>the</sup> low voltage level and the high voltage level, respectively. These operations <sup>are</sup> ~~(is)~~ similar to the reading operation. Next, when data input switch 30 selected by <sup>the</sup> X decoder 31 is turned on, the input data input from data input buffer 33 to data input line 32 is input to data line 26 and inverse data line 27. Under such a condition, when

20        word line 22 selected by Y decoder 23 is turned on, the input data input to data line 26 and inverse data line 27 is written in memory cell 21 selected by X decoder 31. At this time, it is clear that the data of memory cell 21 not selected by X decoder 31 does not change <sup>as a result of</sup> ~~(by)~~ the above-mentioned writing operation.

25        【0029】

Next, the configuration and the operation of <sup>the</sup> low power consumption DA converter 6 <sup>will be</sup> [are] explained with reference to FIGs. 6 and 7.

【0030】

5           FIG. 6 shows the structure of the base unit of the circuit which corresponds to one column of low power consumption DA converter 6. The data output from the frame memory 7 is input to data decoder 61 every two bits. ~~Four~~ <sup>the</sup> output lines 65 [is] extend ~~from~~ <sup>from</sup> data decoder 61. Analog voltage selection switch 62 is provided in each output line 65, and one end of analog voltage selection switch 62 is connected to reference voltage line 63. The other end of analog voltage selection switch 62 joins one and forms analog signal line 66. Field inverse signal line 64 is separately input to data decoder 61.

【0031】

15           FIG.7 shows the configuration between the above-mentioned analog signal line 66 and the display pixel matrix. Although the [stripe] [filter of] RGB or 3 color <sup>stripe filter</sup> is provided to the pixel matrix to display in colors, The colors of the filter are shown as R, G, and B. Analog signal line 66 is branched to two lines, which are connected to the adjacent signal line 5, which has the same color [color] filter through low power consumption DA output switch 67.

【0032】

Next, the operation of low power consumption DA converter 6 <sup>is</sup> <sup>will be</sup> <sup>represents</sup> explained. The data output from the frame memory 7 [shows] the image data of one unit or two bits. On the other hand, data decoder 61 performs

25


the decode-processing to four values from two bits, and turns on either of four analog voltage selection switches 62 through<sup>an</sup> output line 65. As a result, the voltage of reference voltage line 63<sup>that is</sup> selected is applied to analog signal line 66. In this embodiment, to decrease the number of reference voltage lines<sub>A</sub> 63, the common electrode of the liquid crystal is driven by alternating current 0/5V between fields. At this time, the output of data decoder 61 should be reversed, for instance, with 4V /1V between the field <sup>much</sup> [even] the same<sup>as</sup> black. Data decoder 61 uses field inverse signal line 64 to obtain the polarity information on a liquid crystal common electrode when decoding.

【0033】

[Well,] Only half of the number of columns<sub>A</sub> of the display pixel<sup>area</sup> is provided as for the number of analog signal lines 66. *In this regard,* Then,<sup>each</sup> analog signal line 66 is branched to two lines<sub>A</sub> <sup>as seen in Fig 7</sup> [on the way]. The voltage of reference voltage line 63 previously selected is equally input to two adjacent signal lines 5, which have the same color filter, through low power consumption DA output switch 67<sup>which is</sup> turned on only<sup>in</sup> [at] the low power consumption display mode. The reduction in the occupation area in frame memory 7 arranged in the image frame of the liquid crystal display panel and the decrease of power consumption are achieved in this embodiment by making the number of pixel data in the column direction, <sup>equal to,</sup> stored in frame memory 7, halve<sup>area</sup> of the number of columns<sub>A</sub> of the display pixel.

【0034】

25 Next, the configuration and the operation of gate line shift

register 4 <sup>will be</sup> [are] explained with reference to FIG. 8, <sup>which</sup>   
 [0035]


[FIG. 8] shows the circuit structure of gate line shift register 4. The outputs of shift register circuit 70 for scanning the gate line one by one <sup>are</sup> are input to <sup>an</sup> OR circuit 71 every two outputs, and the output of OR circuit 71 is branched and connected to gate line 3 through <sup>a two-pole</sup> [pair] scanning switch 72. Moreover, sequential scanning switch 73, which connects the output of shift register circuit 70 directly to gate line 3, is provided <sup>as well</sup> [besides them].

10 [0036]

Shift register circuit 70 selects <sup>the</sup> outputs one by one. However, the gate lines adjacent in the top and bottom <sup>two-pole</sup> [pair] scanning switch 72 is in an on-state and sequential scanning switch 73 is in an off-state, in the low power consumption display mode.

In this embodiment, the number of pixel data in a line direction stored in frame memory 7 <sup>can be equal to</sup> [is] made <sup>the</sup> half of the number of lines of the display <sup>area</sup> pixel by writing the same analog signal voltage to the adjoining display pixel of two lines. As a result, <sup>a</sup> [the] reduction in the occupation area and <sup>a</sup> [the] decrease of the power consumption in frame memory 7 are realized.

[0037]

Next, the configuration and the operation of display pixel 10 <sup>will be</sup> [are] explained with reference to FIG. 8, <sup>which</sup> 

[0038]

25 [FIG. 8] is a layout schematic diagram of display pixel 10. Signal

line 5 is provided in a column direction, and gate line 3 is provided in a line direction. Pixel switch 2 using polysilicon thin film 76 is provided in the neighborhood of the intersection of the signal line and the gate line. Moreover, the electrode for the formation of the capacity of the liquid crystal composed of metal electrode 75 and the transparent electrode (not shown for the simplification) is formed in one end of pixel switch 2. The configuration shown in the square is an electric contact here.

【0039】

When gate line 3 is selected, the voltage applied to signal line 5 is written in the capacity 1 of the liquid crystal, and an optical characteristic of the liquid crystal is modulated, <sup>not that</sup> (and) the image is displayed. When back light 17 is lit, the light from the back light (is) penetrate<sup>d</sup> the liquid crystal layer through the part where metal electrode 75 is missing. The image is displayed in this case, <sup>with the apparatus operating</sup> as a transmission-type liquid crystal display panel. On the other hand, the incident light from the upper side of the screen can be reflected by metal electrode 75 when the back light 17 is not lit (either), and the liquid crystal layer [is penetrated] <sup>passes</sup> the reflected light in a similar way. Therefore, the image is displayed <sup>with the apparatus operating</sup> also as a reflection-type liquid crystal display panel in this embodiment. Although back light 17 is required <sup>not</sup> (not) to be lit basically when the low power consumption display mode is selected, the reflection-type image display can be performed at the same time by adopting the configuration of such display pixel 10 in this embodiment.

25 【0040】

Next, the configuration and the operation of line memory 12 <sup>will be</sup> (are) explained with reference to FIG.10<sup>], which</sup> →

【0041】

FIG.10 shows the circuit structure corresponding to three  
 5 columns of line memory 12. Data input line 79 <sup>carries data</sup> [output] from the frame  
 memory 13 [is input] to the first latch circuit composed of data line latch  
 82, inverter 83, and data line latch 84. The output of the first latch  
 circuit is connected to data line 88 through <sup>a</sup> [the] second latch circuit  
 composed of data line latch 85, which operates <sup>in response to</sup> [by] the latch signal (L2 in  
 10 Figure), inverter 86, and data line latch 87, which operates <sup>in response to</sup> [by] the  
 inverse latch signal (L2 bar in Figure). The first latch circuit is  
 controlled by shift register circuit 80 and inverter 81 connected thereto.

【0042】

The digital display data is input from <sup>frame</sup> [frame] memory 13 through  
 15 TCON 14 to data input line 79 one by one. In synchronization with this,  
 shift register circuit 80 samples the input digital element data and outputs  
<sup>this data</sup> (them) to a first latch circuit composed of data line latch 82, inverter 83,  
 and data line latch 84. The second latch circuit composed of data line  
 latch 85, inverter 86, and data line latch 87 is driven when <sup>the</sup> data input  
 20 for one line is completed, and the data corresponding to one line stored  
 in the group of the first latch circuits is memorized. Then, the first latch  
 circuit begins to sample the following digital display data. The second  
 latch circuit keeps outputting the digital display data latched to data line  
 88 during this period of time. To simplify the drawing, only the circuit  
 25 which corresponds to one bit is shown in the Figure, though the digital

display data output from the frame memory 13 is composed of 6 bits in this embodiment.

【0043】

Next, the configuration and the operation of highly accurate DA converter 11 <sup>will be</sup> explained with reference to FIG.11, FIG.12, and FIG.7.

【0044】

FIG.11 shows the circuit structure of one unit of <sup>the</sup> highly accurate DA converter 11.

【0045】

10 Data line 88 <sup>carries</sup> [output] from the second above-mentioned latch circuit <sup>of digital data</sup> [is settled to] 6 bits [and then input] to multiplexer 92. Besides, 64 reference voltage lines 91 extend <sup>from</sup> from the ladder resistance 90 [are] [input] to multiplexer 92.

Multiplexer 92 selects one <sup>of the</sup> [provided beforehand from] 64 reference voltage lines 91 based on <sup>the</sup> digital data of six bits, and connects this <sup>line</sup> to <sup>switches</sup> switches

SW3 95, SW5 96, and SW6 98. The voltages 0V and 5V are applied at <sup>opposite</sup> [both] ends of the ladder resistance, and <sup>the intermediate</sup> [each middle] voltages are input to 64 reference voltage lines 91. The other end of SW3 95 is connected to the gate of precharge TFT 100 and one end of threshold cancellation capacity 99. The other end of SW5 96 is connected to the other end of the threshold cancellation capacity 99 and one end of SW4 97. [Moreover],

20 The other end of SW6 98 is connected to the other end of SW4 97 and <sup>to</sup> signal line 101. Moreover, signal line 101 is connected to -5V through SW1 93 <sup>is</sup> and <sup>is</sup> connected to the source of precharge TFT 100 through SW2 94. High voltage <sup>the</sup> 10V is applied to <sup>the</sup> drain of precharge TFT 100 composed

of [the] polysilicon.

【0046】

Next, the operation of highly accurate DA converter 11 [is] <sup>will be</sup> explained with reference to FIG.12, in which the operation timing chart of highly accurate DA converter 11 is shown.

【0047】

First of all, the threshold voltage of precharge TFT 100 is written in the threshold cancellation capacity 99 at the beginning of one field. The output of multiplexer 92 is fixed to <sup>the</sup> 5V power supply voltage during this period. SW1 is turned on at the period t1-t2, <sup>so that</sup> [and] the voltage of signal line 101 is reset <sup>to</sup> [to] -5V. Next, SW3 and SW4 are turned on at the period t2-t3, and both ends of the threshold cancellation capacity 99 are connected. Then, SW1 is turned off at the period t3-t4, and SW2 is turned on. As a result, precharge TFT 100 operates as a source follower, and the voltage of signal line 101 is charged to (5V-V<sub>th</sub>). When SW3 [was] <sup>is</sup> turned off at the period t4-t5 after the charge had been completed, the voltage which corresponds to the threshold V<sub>th</sub> of precharge TFT 100 [was] <sup>is</sup> written in the threshold cancellation capacity 99. Next, after SW4 is turned off, SW5 is turned on at the period t5-t6. As a result, the voltage higher by V<sub>th</sub> than the output of multiplexer is input to the gate of the precharge TFT 100.

【0048】

The horizontal scanning period continuously is begun after the writing of the above-mentioned threshold voltage is completed. The digital display data corresponding to one line stored in line memory 19,



is digital-to-analog converted and output from multiplexer 92, and then is written in the display pixel one by one in each horizontal scanning period. First of all, gate line 3 selected by gate line shift register 4 is turned on and SW1 is turned on at the period  $t_a$ - $t_b$ , and the voltage of signal line 101 is reset to -5V. Continuously, SW2 is turned on, and precharge TFT 100 is made to operate as a source follower at the period  $t_b$ - $t_c$ . As a result, signal line 101 is precharged to the analog signal voltage output from multiplexer 92. When SW6 is turned on instead of SW2 at period  $t_c$ - $t_d$  after this precharge is completed, multiplexer 92 will write the analog signal voltage directly in signal line 101.

However, because the signal line 100 is substantially already precharged to this analog signal voltage at this time, [and] the data written in signal line 101 at the period  $t_c$ - $t_d$  is only a fluctuation correction of the voltage<sub>that</sub> occurred at precharge. Therefore, the electric current output from multiplexer 92 is [an]<sub>a</sub> extremely small in this embodiment. It is possible to design the value of<sub>be</sub> resistor to<sub>be</sub> comparatively large [value] because a substantially direct current to ladder resistor 90 for supplying the electric current to reference voltage line 91 does not flow. As a result, the power consumption which originates in the penetration electric current of the ladder resistance can be [extremely] adjusted to [the]<sub>an extremely</sub> small value in this embodiment.  $V_{th}$  of precharge TFT 100 is canceled by using the threshold cancellation capacity 99 in this embodiment, as described above. The purpose is to [prevent a] charging current corresponding to  $V_{th}$ <sub>from</sub> flowing to signal line 101 when SW6 is turned on, and the analog signal voltage is written directly from multiplexer 92 in signal line 101. It

becomes possible to set ladder resistance 90 for supplying an electric current to reference voltage line 91 to the resistor with larger resistance. As a result, the power consumption in the liquid crystal display panel can be decreased.

5    【0049】

(Well) The top of signal line 101 shown in FIG.11 is connected to the bottom of FIG.7, that is, <sup>it is</sup> connected to signal line 5 through highly accurate DA output switch 68. This highly accurate DA output switch 68 and low power consumption DA output switch 67 are turned on or turned  
10 off according to a high-definition display mode and the low power consumption display mode, respectively, by selecting (and) either highly accurate DA converter 11 or low power consumption DA converter 6.

      【0050】

A The number of signal lines 101 and the number of display pixel frames  
15 are equal to each other, while the number of analog signal lines 66 is only half the number of (the) columns of display pixel <sup>area</sup> as previously described. The reason <sup>for this</sup> is as follows. That is, although the power consumption and the occupation area of frame memory 7 is reduced by supplying the same signal data voltage to two adjacent signal lines 5, which have the same  
— 20 color filter in the low power consumption display mode, as mentioned above, it is required to supply a different signal data voltage to individual signal lines 5 in a high-definition display mode in order to realize <sup>an integration</sup> (the minuteness) degree <sup>that is that of the</sup> twice "low power consumption display mode" in <sup>the</sup> columnwise direction.

25    【0051】

In addition, shift register circuit 70 <sup>scans the</sup> [scans] directly gate line 3 by using sequential scanning switch 73 in the high-definition display mode, as described previously, <sup>the arrangement of</sup> by using FIG. 8 in connection with <sup>the</sup> gate line shift register 4. As a result, <sup>an integration that is that of the</sup> [the minuteness degree] twice, "low power consumption display mode" can be achieved also in a line direction by setting the horizontal scanning period of <sup>the</sup> high-definition display mode (one line period) to be <sup>one of that of</sup> half the low power consumption display mode.

【0052】

As a result, <sup>a</sup> [the] quadruple resolution can be achieved in the high-definition display mode, <sup>in comparison</sup> [comparing] with the low power consumption mode. The number of pixels in the high-definition display mode corresponds to <sup>the</sup> QCIF (144×176 pixels) format and <sup>the</sup> [the] the number of pixels in the low power consumption display mode conforms to <sup>the</sup> CIF (288×352 pixels) format in this embodiment. Further, as described previously, RGB of the image data in the low power consumption display mode <sup>consists</sup> [is] of two bits, and RGB of the image data in the <sup>consists</sup> high-definition display mode <sup>consists</sup> [is] of six bits. For this reason, the memory capacity of frame memory 13 composed of <sup>an</sup> DRAM-LSI is designed <sup>to be</sup> 12 times as great <sup>as</sup> as the memory capacity of frame memory 7 composed of <sup>an</sup> SRAM by using polysilicon TFT on <sup>a</sup> glass substrate 19.

【0053】

In this embodiment, display pixel 10, gate line shift register 4, low power consumption DA converter 6, frame memory 7, highly accurate DA converter 11, and line memory 12, etc. are formed by using the polysilicon TFT elements on glass substrate 19. It may be possible to

use transparent insulating materials, such as quartz substrates and plastic substrates, instead of the glass substrate.

【0054】

It <sup>will be</sup> (is) appreciated that the configuration in which <sup>the</sup> conductive type and the voltage relation between <sup>the</sup> n-type and <sup>the</sup> p-type TFT is <sup>established</sup> [made] in <sup>an</sup> opposite way, and other circuit structures can be used within the range of the spirit of the present invention.

【0055】

The image data in a low power consumption display mode in this embodiment is composed of 2 bits and the number of pixel data <sup>is</sup>  $144 \times 176$  pixels, <sup>while</sup> the image data in a high-definition display mode is composed of 6 bits and the number of pixel data were assumed to be  $288 \times 352$  pixels. However, It is needless to say <sup>that it is possible</sup> [to be able] to change these values within the range of the spirit of the present invention.

15 【0056】

In addition, it is possible to select a driving method in which the number of <sup>the</sup> (the) frames <sup>A</sup> per one second (frame rate) when <sup>the</sup> low power consumption display mode is selected is fewer than that in <sup>(a)</sup> <sup>the</sup> high-definition display mode. Because the reflection-type liquid crystal display mode is applied, <sup>the</sup> and thus the contrast of <sup>the</sup> display image is comparatively low, <sup>the</sup> when <sup>A</sup> low power consumption display mode is selected, it is very difficult to see flicker even if the frame rate is decreased. Even if the frame rate in the high-definition display mode is assumed to be 60Hz, for instance, the frame rate in the low power consumption display mode can be decreased to about 15Hz. As a result, a

basic drive frequency when the low power consumption display mode is selected is decreased, and it becomes possible to achieve lower power consumption.

【0057】

5           The scanning function of gate line shift register 4 in the low power consumption display mode and the high-definition display mode was assumed to be switchable to the function for scanning the adjacent gate line in the upper and lower direction every two lines<sup>^</sup> at the same time and the function for scanning individually each gate line by switching  
10   <sup>the two-pole</sup> (pair) scanning switch 72 and sequential scanning switch 73. Needless to say, <sup>a</sup> (the) circuit structure which has a similar function can be adopted in <sup>the</sup> gate line shift register 4. For instance, when <sup>three or more</sup> (the) gate lines adjacent in the upper and lower direction are scanned at the same time [three or more], individual shift register circuit 70 can be provided in the low power  
15   consumption display mode. Further, shift register circuit 70 can be provided individually for the low power consumption display mode and for a high-definition display mode. In addition, the shift register circuit 70 provided individually can be arranged on the right and left sides of the display pixel matrix without deviating <sup>from</sup> (the range of) the spirit of the  
20   present invention.

【0058】

—           Although the CMOS switch, pixel TFT 12 or n-type TFT switch is  
—   adopted for various switch groups<sup>^</sup> in this embodiment, it is possible to use other switch configuration, such as a p-type TFT, etc. Moreover, it <sup>will be</sup> (is) also appreciated that various layout are applicable within [the range of]

25

the spirit of the present invention.

【0059】

To sum up the present invention, the image display apparatus has a display unit 50 composed of plural pixels 10 and a control unit 20 for controlling the display unit 50. In addition, this image display apparatus has <sup>a</sup> DA converter (low power consumption DA converter 6 and highly accurate DA converter 11) for converting the digital display data into an analog image signal. The DA converter is composed of <sup>a</sup> (the) first DA converter (low power consumption DA converter) and <sup>a</sup> (the) second DA converter (highly accurate DA converter 11). When these two DA converters <sup>are</sup> <sup>from</sup> <sup>view of</sup> compared <sup>in</sup> the point of power consumption during operation, the power consumption when the first DA converter is operated becomes smaller than the power consumption when said second DA converter is operated. Either the first DA converter or the second DA converter is operated according to an instruction <sup>from</sup> control unit 20, and the converted analog image signal is output to display unit 50. The number of display pixels (independent display pixel) corresponding to mutually different digital display data is changed according to <sup>the</sup> (an) instruction from control unit 20, and the display according to an analog image signal is <sup>generated by the</sup> performed to display unit 50.

【0060】

It becomes possible to provide <sup>an</sup> (a) image display apparatus which can <sup>produce a</sup> realize the high-definition display <sup>at a</sup> and the low power consumption (at) [the same time] by separating the image to be displayed with high definition from <sup>an</sup> the image <sup>this</sup> not (to be) required to <sup>be</sup> display <sup>ed</sup> with <sup>a</sup> high

definition, as described above.

【0061】

In a broad sense, <sup>on</sup> ~~the~~ image display apparatus which can display <sup>on</sup> ~~the~~ image <sup>with a</sup> ~~at the~~ low power consumption can be provided.

5 【0062】

Furthermore, gate line shift register 4, which controls the scanning of display unit 50, is connected to display unit 50, and control unit 20 outputs an instruction to gate line shift register 4. <sup>In this way</sup> ~~Then~~, the number of independent display pixels of display unit 50 is changed by gate line shift register 4. This control unit 50 gives the instruction to DA converter (6 or 11) and gate line shift register 4 according to <sup>the</sup> mode switch instruction 40.

【0063】

The mode switch instruction for switching the mode has two <sup>, including</sup> modes ~~of~~ a first mode for performing ~~the~~ conversion processing by the first DA converter and a second mode for performing conversion processing by the second DA converter. The pixels 10 of the display unit 50 correspond to the regions <sup>the</sup> enclosed by <sup>the</sup> plural gate lines 3 and plural signal lines 4, arranged to intersect the plural gate lines 3. Gate line shift register 4 controls at least two gate lines of plural gate lines at the same timing according to the instruction in the first mode, and the first DA converter can output one converted analog image signal to at least two signal lines.

【0064】

25 Furthermore, two memories (frame memories 7 and 13) with

different capacity, which corresponds to the first DA converter and the second DA converter, respectively, are arranged in the image display apparatus. However

【0065】

5 Moreover, it <sup>will be</sup> [is] appreciated that other configurations can be used, in which display unit 50, memory 7 with <sup>a</sup> smaller capacity of <sup>the</sup> two memories, DA converter (6, 11), and gate line shift register 4 may be formed on the same substrate, and <sup>the</sup> memory with smaller capacity may be formed with [the] polysilicon.

10 【0066】

It <sup>will be further</sup> [is] appreciated that the configuration <sup>may be adopted</sup> in which the memory with <sup>a</sup> smaller capacity corresponds to the first DA converter, and the memory with <sup>a</sup> larger capacity corresponds to the second DA converter, [may be] [used].

15 【0067】

The first DA converter 6 and the second DA converter 7 each convert the input signal into an analog image signal with <sup>a</sup> different number of <sup>bits</sup> [bit], respectively. Also,

【0068】

20 [The first DA converter 6 and the second DA converter 7 each convert the input signal into an analog image signal with different maximum drive <sup>frequencies</sup> [frequency], respectively.]

【0069】

The first DA converter 6 outputs an analog image signal with  
25 binary gradation.



【0070】

The image display apparatus further has an illumination means (for example, a back light 17) for supplying light to the display unit, and the illumination means supplies light to the display unit 50 in said <sup>of operation</sup> ~~second mode~~ <sup>second mode</sup>.

【0071】

To sum up the present invention from another viewpoint, <sup>the</sup> ~~the~~ image display apparatus includes a display unit 50 composed of plural pixels, and a control unit 20 for controlling the display unit. The image display apparatus further includes a DA converter for converting digital display data into an analog image signal. The DA converter includes a first DA converter (low power consumption DA converter 6) and a second DA converter (high <sup>ly</sup> accuracy DA converter 11), and the first DA converter and the second DA converter each convert the input signal into an analog image signal with <sup>a</sup> different number of bits respectively.

【0072】

Either one of the first DA converter and the second DA converter converts digital data into an analog image signal in accordance with an instruction from the controller 20.

20 【0073】

The control unit 20 gives an instruction to either one of said first DA converter and said second DA converter in accordance with the mode switch instruction.

【0074】

25 Two memories (frame memory 7 and 13) with different capacity

are provided so as to correspond to the first DA converter and the second DA converter of the image display apparatus, respectively.

【0075】

Display unit 50, DA converter (6, 11), and gate line shift register  
 5 4 <sup>are</sup> [is] arranged on the same substrate, and display unit 50 is rectangular,  
 and the first DA converter and the second DA converter <sup>are</sup> [is] arranged in  
 the top and bottom of <sup>the</sup> display unit.

【0076】

The memory with small capacity of the above-mentioned two  
 10 memories is arranged on the substrate, and the memory with small  
 capacity can be formed with [the] polysilicon.

【0077】

Mode switch instruction 40 <sup>designates a</sup> [has the] first mode, in which the  
 conversion processing is performed by the first DA converter, and <sup>the</sup> [he]  
 15 second mode, in which the conversion processing is performed by the  
 second DA converter. The memory with small capacity corresponds to  
 the first DA converter, and the memory with large capacity corresponds  
 to the second DA converter.

【0078】

20 The display unit 50 changes the number of the independent  
 display pixels of the display unit according to the instruction from the  
 control unit 20, and displays <sup>an image</sup> according to the analog image signal.

【0079】

The first DA converter outputs an analog image signal with  
 25 binary gradation.

【0080】

The image display apparatus has an illumination means (back light 17) for supplying light to the display unit 50. The illumination means supplies light to the display unit 50 in the second mode.

5 【0081】

To sum up the present invention from another viewpoint, the image display apparatus has a display unit 50 composed of plural pixels, and a control unit 20 for controlling the display unit. The image display apparatus further has DA converters (low power consumption DA converter 6 and high accuracy DA converter 11) for converting digital display data into an analog image signal. The DA converters include a first DA converter (low power consumption DA converter 6) and a second DA converter (high accuracy DA converter 11). The first DA converter and the second DA converter each convert the input signal into an analog image signal with <sup>^</sup>different frame frequency [respectively].

15 【0082】

Either one of the first DA converter and the second DA converter converts digital data into an analog image signal in accordance with an instruction from the controller 20. The control unit 20 gives an instruction to either one of said first DA converter and said second DA converter in accordance with the mode switch instruction.

20 【0083】

The first DA converter outputs an analog image signal with binary gradation.

25 【0084】

The image display apparatus according to the present invention further includes an illumination means (back light 17) for supplying light to the display unit 50. The illumination means supplies light to the display unit 50 in the second mode.

5 (Second embodiment)

Hereafter, <sup>a</sup>~~the~~ second embodiment in the present invention will be explained with reference to FIGs.13-15.

【0085】

Because the main configuration and the operation of the polysilicon TFT liquid crystal display panel according to the second embodiment are similar to that of the first embodiment, <sup>an</sup> ~~the~~ explanation <sup>thereof</sup> will not be repeated. <sup>is omitted</sup> The difference between the first embodiment and this embodiment <sup>lies in</sup> ~~is~~ the configuration and the operation of the frame memory used in the low power consumption display mode. This <sup>feature will be</sup> ~~is~~ described hereinafter.

【0086】

FIG.13 shows the configuration of frame memory 7 used in the low power consumption display mode of this embodiment. FIG. <sup>13</sup> corresponds to FIG.2 <sup>which illustrates</sup> ~~illustrating~~ the first embodiment. Word line 112 and latch line 113 are connected in a line direction to SRAM memory cells 111, <sup>that are in form of a</sup> ~~arranged (like)~~ the matrix. One end of word line 112 and latch line 113 is connected to word line shift register 24 or Y decoder 23, through line drive switch 120, buffer 119, and line selection switch 121. Moreover, memory cell 111 is connected to data line 114 in a column direction.

P Data line 114 has two lines, and data line Vdd reset switch 118 or data line Vss reset switch 117 has been provided in respective lines. In addition, data line short-circuit switch 116 is provided between the two lines. Here, Vdd is set to 5V, and Vss is set to 0V. Data input switch 30 has been provided in one end of data line 114. The other end of data input switch 30 is connected to data input line 32. Moreover, data input switch 30 is composed so as to be selected by X decoder 31. Data input buffer 33, which operates <sup>in response to</sup> (by) the writing signal (W in Figure), and data output buffer 34, which operates <sup>in response to</sup> (by) the reading signal (R in Figure), are connected to <sup>respectively</sup> both ends of data input line 32, respectively. On the other hand, <sup>a</sup> one bit memory composed of data line latch 35, which operates <sup>in response to</sup> (by) the latch signal (L1 in Figure), inverter 36, and data line latch 37, which operates <sup>in response to</sup> (by) the inverse latch signal (L1 bar in Figure), is arranged on the other end of data line 114.

15    【0087】

FIG.14 shows the circuit structure of SRAM memory cell 111. The main body of the memory cell is a flip-flop composed of p-channel polysilicon TFT<sub>125,126</sub> and n-channel polysilicon TFT<sub>127,128</sub>. Latch switch 129 controlled in latch line 113 has been inserted in the middle of the flip-flop circuit. This circuit is connected to data line 114 through <sup>space</sup> word line switch 130 <sup>space</sup> controlled by word line 112. The high voltage side of the flip-flop is driven by high voltage power wire 57 to which Vdd=5V is applied, and the low voltage side is driven by low voltage power wire 58 to which Vss=0V is applied.

25    【0088】

Next, the operation of the frame memory used in the low power consumption display mode in this embodiment <sup>will be</sup> (is) explained with reference to <sup>15</sup> (Fig. 15) Figs. 15 (a) and <sup>which</sup> (b), <sup>showing</sup> are (the) timing charts (to which) the reading operation of data from memory cell 111 and the writing operation of data to memory cell 111, respectively. The upper <sup>signal level represents</sup> (part shows) <sup>the</sup> the high voltage output, that is, on-state, and the lower <sup>signal level represents</sup> (side shows) the low voltage output, that is, off-state.

【0089】

First of all, in reading, data line Vdd reset switch 118 and data line Vss reset switch 117 precharge data line 114 to high voltage (5V) and low voltage (0V), respectively. Then, it is reset, and data line short-circuit switch 116 is short-circuited between data lines 114 precharged to high voltage (5V) and low voltage (0V). Data line 114 is reset in the middle value of the low voltage level and the high voltage as <sup>the</sup> shown (in Figure). Next, when <sup>that is</sup> word line 112 is selected by word line shift register 24 is turned on through line selection switch 121, buffer 119, and line drive switch 120, the data stored in the selected memory cell 111 is read to data line 114 as a signal voltage. Then, the data stored in memory cell 111 is read to <sup>the</sup> one bit memory composed of data line latch 113, inverter 36, and data line latch 117 by turning on/turning off data line latch 113 and data line latch 117. At this time, latch switches 129 of all memory cells <sup>are</sup> 111 <sup>switched to</sup> always (becomes) an on-state through all latch lines 113 by buffer 119 and line drive switch 120.

The case where the content of the memory cell is read to bus 18// will be explained. At this time, it is similar to the case where data is

<sup>the</sup> read to one bit memory, <sup>except</sup> ~~excluding~~ that word line 112 selected by Y decoder 23 is turned on through line selection switch 121, buffer 119, and line drive switch 120, and that the data of the address selected by X decoder 31, among the data read to data line 114, is output through data input switch 30, data input line 32, and data output buffer 34.

【0090】

Next, also in writing, data line Vdd reset switch 118 and data line Vss reset switch 117 precharge data line 114 to high voltage (5V) and low voltage (0V), respectively. Then, it is reset, <sup>and</sup> data lines 114 precharged to high voltage (5V) and low voltage (0V) are short-circuited by data line short-circuit switch 116. Therefore, data line 114 is reset to the middle value of the low voltage level and the high voltage level as shown in Figure. Next, <sup>When</sup> word line 112 selected by Y decoder 23 is turned on through line selection switch 121, buffer 119, and line drive switch 120, the data stored in the selected memory cell 111 is read to data line 114 as a signal voltage. These operations <sup>are</sup> ~~is~~ similar to <sup>those</sup> ~~that~~ of reading. <sup>P</sup> In the writing operation, latch switch 129 of selected memory cell 111 is turned off when latch line 113 selected here with Y decoder 23 is turned off, and the flipflop function of memory cell 111 is stopped.

When data input switch 30 selected by X decoder 31 is turned on, the input data input to data input line 32 from data input buffer 33 is input to the selected data line 114. As a result, the input data input to data line 114 is stored in memory cell 111 selected by Y decoder 23 and X decoder 31. At this time, it is clear that the data of memory cell 111 not selected by X decoder 31 <sup>is</sup> never changed by the above-mentioned writing

operation. Then, latch line 113 turns on latch switch 129, the flipflop of memory cell 111 begins to operate, and the selected word line 112 turns off. As a result, a series of writing operations is completed.

[0091]

5 According to the present embodiment, it becomes possible always to carry out <sup>a</sup>the stable writing operation even if there is <sup>a</sup>the variation in an individual characteristic of polysilicon TFT which composes the flip-flop, because the flip-flop circuit is stopped at the time of writing <sup>the</sup>operation to memory cell 111. As a result, the yield of frame memory 7  
10 is improved.

(Third embodiment)

Hereinafter, a third embodiment according to the present invention will be explained with reference to Figs. 16 and 17.

[0092]

15 Because the main configuration and the operation of the polysilicon TFT liquid crystal display apparatus according to the third embodiment are the same as that of the first embodiment, <sup>an</sup>the explanation <sup>thereof</sup> ~~(is omitted)~~. <sup>will not be repeated</sup> The difference between the first embodiment and this embodiment <sup>lies</sup> (is) in the configuration which uses a front light in place of  
20 back light 17 and the configuration of the display pixel. The configuration of the display pixel in this embodiment <sup>will be</sup> (is) explained hereinafter.

[0093]

Fig. 16 is a schematic diagram of the layout of display pixel 135  
25 in the third embodiment, and corresponds to Fig. 8 <sup>which relates to</sup> (showing) the first



embodiment. The difference of this embodiment compared with the first embodiment is to ~~have~~ further provide a reflecting electrode 139 on metal electrode 138 and contact hole 137 for connecting the reflecting electrode 139 and the metal electrode 138. In addition, Fig. 17 shows a sectional view taken along the line A-A' in Fig. 16. The voltage of an analog image signal is applied to reflecting electrode 139 through contact hole 137. That is, reflecting electrode 139 acts as a reflecting plate to the front light, <sup>as well as</sup> ~~and~~ an electrode which <sup>forms a part of</sup> ~~composes~~ the capacity of the liquid crystal in the display pixel.

10    【0094】

In this embodiment, there is an advantage <sup>in</sup> that the numerical aperture when illuminating and reflecting can <sup>be maintained at</sup> ~~keep~~ about 90% because the front light is used for the illumination to the liquid crystal display. Therefore, the brightness and the contrast of the panel when illuminating and reflecting can be improved.

(Fourth embodiment)

Hereafter, a fourth embodiment <sup>of</sup> ~~in~~ the present invention <sup>will be</sup> ~~is~~ explained with reference to FIG. 18.

【0095】

20    Because the main configuration and the operation of this

embodiment are the same as that of the first embodiment, <sup>an</sup> ~~the~~ explanation <sup>thereof</sup> ~~is~~ <sup>will not be repeated</sup> ~~is omitted~~.

<sup>concerns</sup> The difference of this embodiment compared with the first embodiment <sup>will be</sup> ~~is~~ the configuration of low power consumption DA converter 6. This configuration <sup>will be</sup> ~~is~~ described.

25    【0096】

Fig. 18 shows the circuit structure of the base unit in the polysilicon TFT liquid crystal display apparatus according to the fourth embodiment [the fourth embodiment in] <sup>of</sup> the present invention, in which the base unit corresponds to one column of low power consumption DA converter 6. The data output from the frame memory 7 is input to inverter 141, 142, and inverter 143 <sup>for</sup> every bit, and the output of both is connected to analog signal line 66 through field-switch <sup>ing</sup> switch 144 [Field] <sup>which</sup> [switch switch 144] is controlled by the field signal.

【0097】

10 This low power consumption DA converter 6 operates as a DA converter of the buffer or one bit. The data output from the frame memory 7 shows the display data by one bit. On the other hand, inverter 141, 142 and inverter 143 perform the buffer processing from one bit to power supply voltages of 0V or 5V, and apply their output to analog  
15 signal line 66. In this embodiment, a common electrode of the liquid crystal is driven to the alternating current of 0/5V between fields. At this time, the output applied to analog signal line 66 must be reversed, for instance, in the same black like 5/0V between the fields.

For that <sup>purpose</sup> field-switching switch 144 reverses the output voltage applied  
20 to analog signal line 66 between fields by selecting the output of inverter 141, 142 or inverter 143.

【0098】

In this embodiment, it is possible to <sup>further</sup> decrease [further] the power consumption of the DA converter and the <sup>area of</sup> occupation (area) of frame  
25 memory 7 by having limited the analog image signal input to each

display pixel<sup>m</sup> [at] the low power consumption display mode to one bit (two gradation = eight colors).

(Fifth embodiment)

Hereafter, a fifth embodiment [in] <sup>of</sup> the present invention (is) <sup>will be</sup> explained with reference to FIG. 19<sup>1</sup>, which  
 5 [0099]

[Fig. 19] shows the configuration of the polysilicon TFT liquid crystal display apparatus [according to the fifth embodiment].  
 [0100]

10 Because the main configuration and the operation of this embodiment are the same as that of the first embodiment, <sup>an</sup> [the] explanation, <sup>thereof</sup> <sup>will not be repeated</sup> [is omitted]. The difference of this embodiment compared with the first embodiment is that highly accurate DA converter 146 and line memory 147 are composed on a single crystal Si substrate 148 as a LSI. The  
 15 circuit structure and the operation of highly accurate DA converter 146 and line memory 147 are the same as the first embodiment.

[0101]

In this embodiment, the area of <sup>the</sup> driving circuit used in the high-definition display mode is reduced by forming highly accurate DA  
 20 converter 146 and line memory 147 as a LSI on <sup>a</sup> single crystal Si substrate 148, and mounting <sup>it</sup> on a glass substrate 19.

Because the shrinkage to the heat process etc. in <sup>the</sup> single crystal Si substrate 148 compared with glass substrate 19 is remarkably reduced, the suiting accuracy at the process can be excellent, and the area of the  
 25 circuit made by a minute processing can be decreased.

【0102】

It is also possible to appropriate the parts which are developed in general as a driver LSI for a-Si TFT, and mass-produce <sup>them</sup> as they are as a LSI provided on the above-mentioned single crystal Si substrate 148.

- 5 Moreover, it is also possible to use a highly accurate driver LSI which <sup>employs a</sup> [installs the] DA converter of eight bits.

(Sixth embodiment)

Hereafter, a sixth embodiment [in] <sup>of</sup> the present invention [is] <sup>will be</sup> explained with reference to FIG. 20[.], which

10 【0103】

[Fig. 20] shows the configuration of the polysilicon TFT liquid crystal display apparatus [according to the sixth embodiment].

【0104】

- Because the main configuration and the operation of this  
 15 embodiment are the same as that of the fifth embodiment, <sup>a</sup> [the] detailed <sup>thereof will not be repeated</sup> explanation [is omitted]. The difference of this embodiment compared with the fifth embodiment is to connect the output of highly accurate DA converter 146 provided in <sup>a</sup> single crystal Si substrate 148 to signal line 5 through signal line selection switch 150 without connecting it directly to  
 20 the signal line.

【0105】

- Signal line selection switch 150 is provided on glass substrate 19 by using the polysilicon TFT circuit, and has the role of distributing the analog image signal input from highly accurate DA converter 146 to  
 25 plural signal lines 5 one by one in one horizontal display period.

【0106】

In this embodiment, it is possible to decrease the number of wiring nodes <sup>the</sup> to glass substrate 19 of <sup>the</sup> single crystal Si substrate 148 by providing signal line selection switch 150.

5 Because signal line selection switch 150 <sup>operates to</sup> ~~has~~ selected ~~two~~ <sup>act in half</sup> two signal lines in this embodiment, the number of above-mentioned wiring nodes is ~~halves~~ <sup>halves</sup> compared with that of the fifth embodiment. *Thus,*

it is clear that the number of above-mentioned wiring nodes becomes about  $1/n$  of the number of the signal lines if the number of signal lines  
10 selected by selection switch 150 is  $n$  ( $n$  is a natural number below the number of the signal line).

(Seventh embodiment)

Hereafter, a seventh embodiment <sup>of</sup> ~~(in)~~ the present invention <sup>will be</sup> explained with reference to FIG. 21<sup>1</sup>, <sup>which</sup>

15 【0107】

[Fig. 21] shows the configuration of the polysilicon TFT liquid crystal display apparatus [according to the seventh embodiment].

【0108】

Because the main configuration and the operation of this  
20 embodiment are the same as that of the first embodiment, a detailed ~~thereof will not be repeated~~ explanation ~~is omitted~~. The structural difference of this embodiment compared with the first embodiment is to use frame memory 151, which uses a DRAM, in place of frame memory 7, which uses a SRAM.

【0109】

25 Although the operation of this embodiment is also basically

similar to the first embodiment, the DRAM cell in frame memory 151 is refreshed at the same time when the display data of 60 display pixel per one second from frame memory 151 display is written.

【0110】

5           The size of glass substrate 19 can be made smaller by simplifying the area of the cell of frame memory 151 by using the DRAM cell as a frame memory in this embodiment, <sup>thereby</sup> and reducing the area of the frame memory.

【0111】

10           It is also clear that the configuration in which frame memory 13 is a SRAM besides this can be adopted though frame memory 7 is especially assumed to be a DRAM configuration in this embodiment.

(Eighth embodiment)

<sup>An</sup> ~~The~~ eighth embodiment of the present invention <sup>will be</sup> ~~is~~ explained with  
15 reference to FIG. 22 ~~hereafter~~, which

【0112】

~~Fig. 22~~ shows the configuration of image display terminal 163 according to the eighth embodiment.

【0113】

20           The compressed image data <sup>is</sup> ~~input~~ from the outside to wireless interface (I/F) circuit 161 as ~~a~~ radio data based on the bluetooth standard, and the output of wireless I/F circuit 161 is connected to bus 18 through I/O circuit 16. In addition, CPU15, TCON14, and frame memory 13, etc. are connected to bus 18. Further, the output of TCON14 is input to  
25 polysilicon TFT liquid crystal display apparatus 164, which has frame

memory 7, low power consumption DA// converter 6, gate line shift register 4, display pixel matrix 160, highly accurate DA converter 11, and line memory 12. In addition, power supply 162 and back light 17 are provided in <sup>the</sup> image display terminal 163. Back light 17 is controlled by <sup>the</sup> I/O circuit 16. Because the internal configuration and the operation of <sup>the</sup> polysilicon TFT liquid crystal display apparatus 164 is the same as the first embodiment, <sup>a</sup> ~~the~~ detailed description <sup>thereof will not be repeated</sup> ~~is omitted~~.

【0114】

The operation of the eighth embodiment <sup>will be</sup> ~~is~~ explained hereinafter.

- 10 First, I/F circuit 161 fetches the compressed image data from the outside// and transmits this image data to CPU15 and frame memory 13 through I/O circuit 16. CPU15 receives the operation from the user// and drives image display terminal 163 or performs <sup>S</sup> ~~the~~ the decoding processing of the compressed image data, if necessary. The image data decoded is
- 15 temporarily accumulated in frame memory 13. When a high-definition display mode is selected, the image data is input from frame memory 13 to polysilicon TFT liquid crystal display panel 164 through TCON 14, and display pixel matrix 160 displays the input image in the frame memory one by one <sup>for</sup> every one line according to the instruction of <sup>the</sup> CPU
- 20 15. At this time, TCON14 outputs a fixed timing pulse necessary to display the image at the same time. <sup>As has been</sup> ~~It~~ is described <sup>with reference to</sup> ~~(in)~~ the first embodiment, ~~(that)~~ polysilicon TFT liquid crystal display apparatus 164 displays the image in display pixel array 160 by using these signals. At
- this time, I/O circuit 16 lights back light 17, if necessary. The secondary
- 25 cell for supplying the electric power to the entire device is included in

power supply 162 here.

【0115】

Next, the power supply in the predetermined circuit parts, such as frame memory 13, line memories 12, and highly accurate DA converter 11, is intercepted and the power consumption is reduced, after sending fixed image data from frame memory 13 to frame memory 7 through TCON 14 according to the instruction of CPU 15 when the low power consumption display mode is selected. <sup>as</sup> [It is] <sup>with reference to</sup> described <sup>in</sup> the first embodiment, <sup>that</sup> polysilicon TFT liquid crystal display panel 164 uses the digital display data written in frame memory 7 at this time and <sup>the</sup> displays the image in display pixel matrix 160. At this time, I/O circuit 16 turns off back light 17 as a rule. Moreover, the amount of the fixed data is reduced according to an instruction from CPU 15 when the image data is transferred from the frame memory 13 to frame memory 7, because the memory capacity of frame memory 7 is remarkably small compared with <sup>that of</sup> frame memory 13.

【0116】

According to the eighth embodiment, it is possible to provide an image display terminal in which a high-quality image display and <sup>the</sup> low power consumption are obtained at the same time based on the compressed image data.

(Ninth embodiment)

<sup>a</sup> [The] ninth embodiment <sup>of</sup> [in] the present invention <sup>will be</sup> [is] explained with reference to FIG. 24 <sup>which</sup>

25 【0117】



<sup>ns P</sup>  
[Fig. 24] shows the pixel configuration of the image display unit according to the ninth embodiment.

[0118]

Because the main configuration and the operation of this embodiment are the same as that of the first embodiment, <sup>a</sup>the detailed explanation <sup>will not be repeated</sup> [is omitted]. The structural difference of this embodiment compared with the first embodiment is that <sup>an</sup> electroluminescence effect (hereafter referred to as EL) display cell is used in place of the liquid crystal display cell, as a configuration of pixel 170. Display pixel 170 has <sup>a</sup>the pixel capacity 174 and pixel switch 2. The gate of pixel switch 2 is connected to gate line 3, and one end of pixel switch 2 is connected to signal line 5. <sup>This</sup> [These] configuration is similar to that of pixel 10 in the first embodiment. However, in this embodiment, pixel switch 2 and the pixel capacity 174 are <sup>connected</sup> [input] to the gate of current drive TFT173 as it is and the drain side of current drive TFT173 is connected to fixed voltage line 171, where fixed voltage  $V_d$  was applied through EL diode 172.

[0119]

The operation of the pixel part of this embodiment <sup>will be</sup> [is] explained. The analog signal voltage applied to signal line 5 is written in pixel capacity 174 through pixel switch 2 when gate line 3 is selected and turned on. In the same operation as that of the first embodiment, the analog signal voltage written is maintained in the pixel capacity 174 after pixel switch 2 becomes off-state again by gate line 3. However, the driving current corresponding to the value of the above-mentioned analog signal voltage flows to EL diode 172 in this embodiment because

the above-mentioned analog signal voltage is input to the gate of current drive TFT 173. And, because by this drive current, EL diode 172 emits light with the brightness which corresponds to the above-mentioned analog signal voltage, this embodiment can <sup>display a</sup> ~~(do the)~~ glow spontaneously <sup>in response</sup> ~~(display according)~~ to the analog signal voltage applied to signal line 5.

5 [0120]

According to this embodiment, a high-quality image display and ~~(the)~~ low power consumption in the driving circuit of the signal line 5 are obtained at the same time <sup>, similar to the</sup> ~~(as well as)~~ other embodiments.

10 [0121]

It is needless to say that the liquid crystal layer and the back light described <sup>with reference to</sup> ~~(in)~~ the first embodiment are unnecessary, because this embodiment is a <sup>glow of</sup> ~~(glow)~~ spontaneous type display unit, and there is no necessity to drive the analog signal voltage input to the pixel <sup>with</sup> ~~(at an)~~ AC <sup>no</sup> ~~(the)~~ liquid crystal is <sup>present</sup> ~~(not possessed)~~.

15